

AD-A187 137

SUMMARIES OF PAPERS PRESENTED AT THE PICOSECOND
ELECTRONICS AND OPTOELECT. (U) OPTICAL SOCIETY OF
AMERICA WASHINGTON D C J W QUINN 18 OCT 87


1/1


UNCLASSIFIED

N00014-87-G-0050

F/G 9/1

NL





AD-A187 137

①
DTIC FILE COPY

PICOSECOND ELECTRONICS AND OPTOELECTRONICS

S DTIC
ELECTE
NOV 09 1987
D D

POSTDEADLINE PAPERS

JANUARY 14-16, 1987
INCLINE VILLAGE, NEVADA

DISTRIBUTION STATEMENT A

Approved for public release
Distribution Unlimited

87 10 21 658

UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE

ADA187137

Form Approved
OMB No. 0704-0188

REPORT DOCUMENTATION PAGE

| | | | | | |
|---|--|--|--|--------------------|---------------------------|
| 1a. REPORT SECURITY CLASSIFICATION Unclassified | | 1b. RESTRICTIVE MARKINGS n/a | | | |
| 2a. SECURITY CLASSIFICATION AUTHORITY | | 3. DISTRIBUTION/AVAILABILITY OF REPORT Approved for public release - distribution unlimited | | | |
| 2b. DECLASSIFICATION/DOWNGRADING SCHEDULE | | | | | |
| 4. PERFORMING ORGANIZATION REPORT NUMBER(S) N-00014-87-G-0050 | | 5. MONITORING ORGANIZATION REPORT NUMBER(S) N-00014-87-G-0050 | | | |
| 6a. NAME OF PERFORMING ORGANIZATION Optical Society of America | 6b. OFFICE SYMBOL (if applicable) | 7a. NAME OF MONITORING ORGANIZATION Department of the Navy- Office of Naval Research | | | |
| 6c. ADDRESS (City, State, and ZIP Code) 1816 Jefferson Place, N.W. Washington, D.C. 20036 | | 7b. ADDRESS (City, State, and ZIP Code) Code 1511B:MPB 800 North Quincy Street Arlington, VA 22217-5000 | | | |
| 8a. NAME OF FUNDING/SPONSORING ORGANIZATION Optical Society of America | 8b. OFFICE SYMBOL (if applicable) | 9. PROCUREMENT INSTRUMENT IDENTIFICATION NUMBER | | | |
| 8c. ADDRESS (City, State, and ZIP Code) 1816 Jefferson Place, N.W. Washington, D.C. 20036 | | 10. SOURCE OF FUNDING NUMBERS | | | |
| | | PROGRAM ELEMENT NO | PROJECT NO | TASK NO | WORK UNIT ACCESSION NO |
| 11. TITLE (Include Security Classification) Organization of a Topical Meeting on Picosecond Electronics and Optoelectronics | | | | | |
| 12. PERSONAL AUTHOR(S) J.W. Quinn | | | | | |
| 13a. TYPE OF REPORT Final | 13b. TIME COVERED FROM 01/01/87 TO 10/10/87 | 14. DATE OF REPORT (Year, Month, Day) 10/10/87 | 15. PAGE COUNT | | |
| 16. SUPPLEMENTARY NOTATION | | | | | |
| 17. COSATI CODES | | 18. SUBJECT TERMS (Continue on reverse if necessary and identify by block number) | | | |
| FIELD | GROUP | SUB-GROUP | | | |
| | | | | | |
| 19. ABSTRACT (Continue on reverse if necessary and identify by block number) The purpose of this conference is to bring together workers in the areas of electronics and optoelectronics who share a common interest in the physics and technology of pico-second solid state devices, their multi-gigahertz applications and ultrafast measurement techniques. Subjects covered included: optoelectronic devices; semiconductor device physics; electronic devices; cryo-electronics; device fabrication technology; device characterization; and circuits and signal processing. | | | | | |
| 20. DISTRIBUTION/AVAILABILITY OF ABSTRACT <input checked="" type="checkbox"/> UNCLASSIFIED/UNLIMITED <input type="checkbox"/> SAME AS RPT <input type="checkbox"/> DTIC USERS | | | 21. ABSTRACT SECURITY CLASSIFICATION | | |
| 22a. NAME OF RESPONSIBLE INDIVIDUAL Jarus W. Quinn | | | 22b. TELEPHONE (Include Area Code) 202/223-8130 | 22c. OFFICE SYMBOL | |

TOPICAL MEETING ON

PICOSECOND ELECTRONICS

AND OPTOELECTRONICS

**Summaries of papers presented at the
Picosecond Electronics and Optoelectronics Topical Meeting**

January 14-16, 1987

Incline Village, Nevada

Sponsored by the

Air Force Office of Scientific Research

Lasers and Electro-Optics Society of the
Institute of Electrical and Electronics Engineers

National Science Foundation

Office of Naval Research

Optical Society of America

In cooperation with

Electron Devices Society and
Microwave Theory and Techniques Society of the
Institute of Electrical and Electronics Engineers

| | |
|-----------------------|-------------------------------------|
| Accession For | |
| NTIS CRA&I | <input checked="" type="checkbox"/> |
| DTIC TAB | <input type="checkbox"/> |
| Unannounced | <input type="checkbox"/> |
| Justification | |
| By _____ | |
| Distribution / | |
| Availability Comments | |
| Dist | Available or Special |
| A-1 | |



Optical Society of America
1816 Jefferson Place, N.W.
Washington, DC 20036
(202) 223-8130

TOPICAL MEETING ON
PICOSECOND ELECTRONICS AND OPTOELECTRONICS

ERRATA

Reprinted copy of page 102 including Figures 2(a) and 2(b).

Reprinted copy of page 112 including Figure 2.




FIG. 1




FIG. 2 (a)




FIG. 2 (b)





Figure 1:
Layer structure of the InP/GaInAs/InP front-side illuminated photodiode; the absorbing layer GaInAs is 1.5 μm thick, and the window layer P-InP is 1 μm thick. 1000 Å SiO_x was used as antireflection. Photosensitive area is 25 μm in diameter in contact with a 25 μm diameter bondpad.



FWHM = 29 ps, 20 ps/DIV, 20 mV/DIV

Figure 2:
Transient time response of the photodiode to 1.3 μm diode laser pulse showing a full width at half maximum of 29 ps and a fall time of 31 ps. The impulse response of the sampling head is 23ps. Using a Gaussian approximation a combined photodiode and laser pulse width of 18 ps is calculated.

TOPICAL MEETING ON
PICOSECOND ELECTRONICS AND OPTOELECTRONICS
POSTDEADLINE PAPERS

Key to Authors of Postdeadline Papers

Abeles, J. H. -- ThD4

Bar-Joseph, I. -- ThD3

Bloom, D. M. -- ThD2

Bowers, J. E. -- WE18

Bethea, C. G. -- ThD6

Chang, T. Y. -- ThD3

Chemla, D. S. -- ThD3

Chiu, G. -- ThD5

Choi, K. K. -- ThD6

Gnauck, A. H. -- WE18

Halbout, J-M. -- ThD5

Hickling, R. M. -- WE17

Jain, R. K. -- WE17

Jensen, J. F. -- ThD2

Klingshirn, C. -- ThD3

Kuo, J. M. -- ThD3

Levine, B. F. -- ThD6

Lin, P. S. D. -- ThD4

Malik, R. J. -- ThD6

Marcus, R. B. -- ThD4

May, P. -- ThD5

Miller, D. A. B. -- ThD3

Ning, T. H. -- ThD1

Walker, J. -- ThD6

Weiner, A. M. -- ThD4

Weingarten, K. J. -- ThD2

Tang, D. D. -- ThD1

Zhang, X-C. -- WE17

ELECTRO-OPTIC SAMPLING ANALYSIS OF TIMING PATTERNS AT CRITICAL
INTERNAL NODES IN GIGABIT GaAs MULTIPLEXERS/DEMULTIPLEXERS

X.-C. Zhang and R.K. Jain
Amoco Research Center
P.O. Box 400, MS F-4, Naperville, IL 60566

R.M. Hickling
GigaBit Logic, Inc.
1908 Oak Terrace Lane, Newbury Park, CA 91320

Picosecond electro-optic sampling (EOS) has already been demonstrated by several researchers¹⁻⁴ to represent a unique capability for direct non-invasive probing of GaAs integrated circuits with high temporal resolution. In this presentation, we describe the use of this capability for a detailed analysis of on-chip waveforms at critical internal nodes in gigabit sequential logic circuits. Besides providing vital timing information between such internal nodes (and thereby providing the first clear measurements of timing parameters such as set-up and hold-times in flip-flops, and gate propagation delays for normally-loaded and normally-exercised gates), such EOS measurements report the first observation of effects such as clock feedthrough at internal nodes, as well as provide indispensable information on the accuracy of the modelling/simulations (typ. SPICE) that are usually done for the analysis of quirks in the internal behavior of such circuits.

The experimental arrangement is similar to that reported earlier^{1,4}, with ~ 3.5 picosecond pulses from a mode-locked and compressed YAG laser being used for the EOS measurements described here. All the measurements reported here were performed directly on wafers (obtained from GigaBit Logic, Inc.) with conventional probe cards used for biasing and feeding of the gigabit rate clock inputs. A clock frequency of 1.31 Gigahertz, synchronized to within a few Hertz of a precise integer multiple of the repetition rate of the mode-locked YAG laser, was used for all the data reported here.

Figure 1 shows the temporal resolution of our EOS system obtained from a GaAs FET which acts as a photodetector. Figures 2(a) and 2(b) show the circuit diagram of a falling edge triggered D-flip-flop (D-FF) and the waveforms observed at various internal nodes. From the timing relationships between such waveforms (measured on highly-expanded traces with ~ 2 psec resolution), set-up and hold times for the D-FF, as well as propagation delays for each of the six NOR gates comprising the D-FF, can be inferred very accurately. For instance, the propagation delay for gate A (fan-out = 3) and the set-up timing margin between the clock and data input AA were measured to be 97 ps and 190 ps respectively; from the smallest timing margin measured in this D-FF, we infer its maximum operational frequency as approximately 1.74 GHz.

Timing patterns corresponding to the 8 phases of a 4-stage Johnson counter (constructed with D-FF's similar to that described above) are shown in Figure 3, and strobe pulses, decoded from the Johnson counter outputs by a simple combinational logic circuit, are depicted in Figure 4. Such strobe pulses are used to control data combining and separation in 8-phase gigabit multiplexers and demultiplexers. Several of the "ripples" and "glitches" observed in Figures 1-3 are also observed in the SPICE simulations, and are

ascribable to simple effects, such as clock feedthrough; the slow ramping (with a time constant of a few nanoseconds) observed in the data is attributed to circuit parasitics. We will elaborate on these points in the presentation. Additional data will be presented, time permitting, and various practical aspects of EOS measurements in such circuits, such as voltage sensitivity, absolute voltage measurement, and the effect of crosstalk from adjacent signal bearing lines, will also be discussed.

References

1. J.L. Freeman, S.K. Diamond, H. Fong, and D.M. Bloom, *Appl. Phys. Lett.*, 47, 1083 (1985).
2. X.-C. Zhang and R.K. Jain, *Electron. Lett.*, 22, 264 (1986).
3. M.J.W. Rodwell, K.J. Weingarten, J.L. Freeman, and D.M. Bloom, *Electron. Lett.*, 22, 499 (1986).
4. R.K. Jain and X.-C. Zhang, Technical Digest of the IEEE 1986 GaAs IC Symposium (1986), p. 141.




Fig. 1




Fig. 2 (a) above
(b) right

Fig. 3




Fig. 4

16 Gbit/s Direct Modulation of an InGaAsP Laser

A. H. Gnauck and J. E. Bowers

AT&T Bell Laboratories
Holmdel, New Jersey 07733

The fastest transmission systems demonstrated to date are at a bit rate of 8 Gbit/s [1,2]. Laser modulation experiments at 10 Gbit/s NRZ and 8 Gbit/s RZ were recently reported [3,4] as well as simulations using the highest frequency components of a 16 Gbit/s NRZ code [5,6]. Recent improvements in the cut-off frequency of FETs and increases in laser modulation bandwidth now allow the investigation of optical systems at higher speeds by electronically multiplexing pseudorandom 2 Gbit/s signals of length $2^{15}-1$ into a 16 Gbit/s NRZ bit stream.

The experimental system is shown in Figure 1. The electronic input was an 8 Gbit/s NRZ bit stream created by multiplexing four pseudorandom 2 Gbit/s signals of length $2^{15}-1$ [1]. The 8 Gbit/s signal was split into two identical signals using a broadband resistive divider, and one output was then delayed in a coaxial cable for 2.0 ns with respect to the other. Both signals were converted to RZ format by multiplying each against an 8 GHz sine wave in separate hybrid dual-gate GaAs FET circuits (small signal bandwidth of 18 GHz). The 8 Gbit/s RZ signals were resistively combined to produce the 16 Gbit/s NRZ signal shown at the top of Figure 2. This signal was then amplified in a hybrid GaAs FET driver circuit to provide up to 1.5 Vpp into $50\ \Omega$, as shown in the middle of Figure 2.

The amplified multiplexer output drove a multilongitudinal-mode $1.3-\mu\text{m}$ -wavelength constricted mesa laser [7]. The laser threshold was 20 mA. The laser bandwidth increased linearly with the square root of optical power with a slope of $5.3\ \text{GHz}/\text{mW}^{1/2}$, and saturated with a maximum bandwidth of 15 GHz at an optical power of 10 mW and a current of 120 mA. The laser output was focused onto a high-speed PIN InGaAs/InP photodetector [8] with a bandwidth of 22 GHz, a quantum efficiency of 55% and a leakage current of 10 nA, all at a bias voltage of 5 V. The photodetector was connected directly to a Hewlett Packard 1430C sampling head (rise time < 20 ps) and the electrical waveforms were displayed on a Hewlett Packard 1811A sampling oscilloscope.

The detected optical output is shown at the bottom of Figure 2 for a bias current of 90 mA. The laser and detector cause some eye closure, but the center of the eye remains open. The bias dependence of the laser output was also examined. At the lowest biases single ones or even double ones do not turn on at all. At 40 mA bias, corresponding to 100% optical modulation, the laser rings by a factor of 2:1 during a long series of ones, and pattern effects are very significant. For 70 mA bias and above (optical extinction ratios of 2.9:1 and lower), the center of the eye is open. Previous experiments at 8 Gbit/s NRZ on similar lasers[1] showed that the lasers could be 100% modulated with open eyes. That is not true at 16 Gbit/s for similar driven levels ($50\ \text{mA}_{pp}$). What drive level is needed for 100% modulation at these frequencies? Since most lasers have a small signal bandwidth/power $^{1/2}$ slope of approximately $4\ \text{GHz}/\text{mW}^{1/2}$, and since a small signal bandwidth of approximately 16 GHz is needed at the on-level, an on-level power of roughly 16 mW is required for 100% modulation. With a typical threshold of 20 mA and a typical (high power) quantum efficiency of $0.2\ \text{mW}/\text{mA}/\text{facet}$, this corresponds to an on-level current of 100 mA, and a required (ac-coupled) drive current of 80 mA for 100% optical modulation. Thus, 100% optical modulation at 16 Gbit/s appears likely, and even higher bit-rate modulation seems possible, provided the lasers are operated at higher currents, which means larger drive signals or smaller extinction ratios.

Acknowledgements

We gratefully acknowledge C. A. Burrus for supplying the high-speed PIN photodetector, and B. L. Kasper for his collaboration in the design of the laser drive circuit.

REFERENCES

1. A. H. Gnauck, J. E. Bowers, and J. C. Campbell, Electron. Lett., Vol. 22, No. 11, p. 600 (1986).
2. A. H. Gnauck, S. K. Korotky, B. L. Kasper, J. C. Campbell, J. R. Talman, J. J. Veselka, and A. R. McCormick, Post-deadline paper, PDP9, Conference of Optical Fiber Communications, Atlanta, Georgia, p. 39 (1986).
3. K. Nakagawa, Conference on Optical Fiber Communications, Atlanta, Georgia (1986).
4. R. S. Tucker, J. M. Wiesenfeld, A. H. Gnauck, and J. E. Bowers, Electron. Lett., Vol. 22, No. 25, p. 1329 (1986).
5. C. Lin and J. E. Bowers, Electron. Lett., Vol. 21, No. 20, p. 906 (1985).
6. D. Z. Tsang and Z. L. Liau, to be published in Journal of Lightwave Technology, March 1987.
7. J. E. Bowers, B. R. Hemenway, A. H. Gnauck, and D. P. Wilt, Journal on Quantum Electronics, Vol. QE-22, No. 6, p. 833 (1986).
8. C. A. Burrus, J. E. Bowers, and R. S. Tucker, Electron. Lett., Vol. 21, No. 7, p. 262 (1985).

Figure 1: Schematic diagram of 16 Gbit/s modulation experiment.





Figure 2: Sampling oscilloscope photos. Eye diagrams are shown at left. A portion of the bit pattern is shown on the right (001010011011000011111).



ADVANCES IN BIPOLE IC TECHNOLOGY

D. D. Tang and T.H. Ning
IBM Thomas J Watson Research Center
Yorktown Heights, N.Y. 10598


Si bipolar transistors and integrated circuits are widely used for high-performance gate arrays and high-speed cache memories, and have since become the backbone of the high speed computers. In recent years, steady improvements in the understanding of the design and scaling of the small dimension bipolar transistors together with the advances in the process technology have led to the realization of ever faster bipolar transistors and circuits.

Continued improvement in circuit performance is expected from scaling down to $0.25 \mu\text{m}$ dimension. The theoretical limit of scaling is reached when the base width is reduced to about 25 nm. At such a dimension, the mean free path of electron is comparable to the base width and the validity of the statistical drift-diffusion equation describing the device operation becomes questionable. Various second order effects in device physics which were of no concern in designing $2\mu\text{m}$ or larger devices now become important at one micron and sub-micron level. They are the heavy doping effects in the base, the reverse tunneling current, the contact to the shallow emitter and the base widening effects (Kirk-effects). Practical technology considerations such as the emitter resistance, the high current density at the emitter contact and electromigration may require deviations from following the scaling rules rigidly. Nevertheless, at sub-micron dimensions, even the partially-scaled bipolar devices (with wider base width) can yield circuit speeds approaching those presently achieved by the GaAs integrated circuits in an LSI environment.

Most of the advanced products are designed in 1.0 to 1.5 micron lithographic dimension. The technology development has been skewed toward improvement in circuit speed more than the integration level and is primarily dictated by the system requirement of the mainframe computer. Over the years, the most notable progresses are the introduction of (1) self-aligned device structures, and (2) deep-groove isolation. The former ones improve the circuit speed and the latter improves the memory density and access time indirectly. The gate delay of the present ECL (Emitter-couple logic) circuits is in the range of a 0.25 - 0.50 nanosecond, and the typical gate array utilizes three levels of metal for wiring. A prototype gate array of 10,00 gates has been reported using four levels of metal.


The integration level of the bipolar memory increases at a rate much slower vs. MOSFET's. One reason is that the bipolar memory has been used predominantly as high-speed cache memory in mainframe computers where access time rather than density is of primary concern. The two most notable 64Kb prototype bipolar RAM chips are: (1) the MTL RAM with a chip power of 270mW and access time of 25 ns, designed with a conservative $2.2 \mu\text{m}$ lithography and fabricated using a junction isolation technology; (2) the 10ns 1.3W chip using deep-groove isolation and $1.2 \mu\text{m}$ lithography. These two chips provide examples that the bipolar RAM's do not have to be high power to be fast.

It is expected that bipolar integrated circuits will continue to dominate the high-speed applications, especially the LSI logic gate arrays, and sub-100ps circuits will be available.



dots: IBM, square: SICOS(Hitachi), triangle: APSA (NEC).
circles: other Japanese BJT,
file-status.L exgraph, D.D. Tang (9/20/86)

BIPOLAR MEMORY



Access time of bipolar Ram

triangles are data from HEMT (77 K)

D.D. Tang (5/86)

DEVELOPMENT OF 18 GHz GaAs STATIC FREQUENCY
DIVIDERS AND THEIR EVALUATION BY ELECTROOPTIC SAMPLING

by:

J. F. Jensen

Hughes Research Laboratories
3011 Malibu Canyon Road
Malibu, California 90265

and

K. J. Weingarten, D. M. Bloom

Stanford University
Edward L. Ginzton Laboratory
Stanford, California 94305

INTRODUCTION

Digital integrated circuits (ICs) operating at clock rates above 10 GHz will have a significant impact on the performance of digital systems in the next decade. We have successfully employed advanced design and fabrication techniques to raise the operating frequency of room temperature GaAs MESFET divider circuits to 18 GHz, which exceeds speeds achieved by any other technology at any temperature.

Because of the limited bandwidth of conventional electronic instrumentation, measurement of digital performance above 10 GHz is generally a very formidable task. In this work, however, we have verified large signal digital operation and characterized signal timing on internal circuit nodes using electrooptic testing techniques. Gate delay measurements from electrooptic sampling agree very well with gate delays estimated from the measurements of the maximum flip flop toggle frequency.

FLIP-FLOP DESIGN AND FABRICATION

The divider circuits are implemented with a biphasic clock master-slave flip flop that has a maximum toggle rate of $1/2 \tau_{\text{tg}}$, where τ_{tg} is the loaded AND-NOR gate delay [1]. Two logic families are used to implement the divider circuits. The first logic family is buffered-FET logic (BFL) (Figure 1) [2]. BFL generally provides the fastest gate delays at high fanouts, but it also dissipates the most power per gate. The BFL gate employs only DFETs, so level-shifting is required to make input and output logic levels compatible. This extra circuitry increases both gate delay and power dissipation. However, the level-shifter stage also provides buffering to the FET inputs of the master and, therefore, has excellent fanout and interconnect drive capability.

An alternative to BFL in depletion mode technology is buffered ECL (BEC) or emitter logic (CEL) (Figure 2) [3]. CEL uses diode level shifting to establish threshold operating points of the circuit, however, a reverse biased diode, which functions as a gate, is placed in parallel with the level-shift diodes to rapidly couple the logic states. During fast logic-state transitions, all the switching currents pass through the diode capacitor. Since the speed of the logic gate does not depend on the operating current in the level-shift diodes, this current can be minimized to achieve very low power dissipation. The fanout capability of the CEL gate is not as good as BFL because the output is not buffered, but at low fanout, CEL is potentially faster than BFL.

To maximize the speed of GaAs ICs, several issues are addressed. In the device layout design rules are reduced to provide subquarter-micrometer gate lengths. Shorter gate lengths require thin active channels ($< 700 \text{ \AA}$) grown by MBE. Source resistance is minimized by using n^+ contact layers grown on top of the channel, and 4λ airbridge interconnects are used to reduce parasitic capacitances. Figure 3 is an SEM photomicrograph of a portion of a completed IC with $0.2 \mu\text{m}$ gates and airbridges. More complete fabrication details are given in Ref. [1].

TEST RESULTS

The dividers were tested at Stanford University on wafer using the electrooptic sampling test station [4]. The clock inputs were generated using a microwave frequency synthesizer set to an exact multiple of the laser pulse repetition rate, plus some small frequency offset. To improve the signal-to-noise ratio of the electrooptic-detected signal, clock inputs were also pulse modulated at 10 MHz for synchronous detection. The clock signals were then amplified with a microwave amplifier to obtain a 2 V logic swing into 50Ω . A 180° phase balun was used to generate the biphasic signals, and bias tees were used to dc-offset the clock inputs to their optimum values.

Figure 4 shows the electrooptic sampled waveforms from a CEL divider circuit measured at a clock frequency of 12.1 GHz. The top waveform is the D input signal measured directly to the divider circuit at the input of the master latch. The middle waveform is the Q-bar output of the slave, which is fed back to the D input of the master. The bottom waveform is the Q output of the master latch. The measured waveforms verify the correct operation of the divider. The data at the D input arrive before the rising edge of the clock. After the rising edge of the clock, the master output changes state. The critical delay, that determines the toggle rate of the flip flop, is the time between the 50% point of the rising edge of the clock, to the 50% point of the rising or falling edge (whichever is longer) of the output waveform. As measured from the waveform, the delay is 20 ps to the rising edge, and 28 ps to the falling edge. In this case, the delay from the clock to the falling edge sets the toggle rate. The maximum toggle frequency of this divider was measured to be 17.8 GHz at 170 mW power dissipation, which corresponds to a calculated gate delay of 28 ps. The electrooptic sampled waveform therefore confirms correct operation at 17.8 GHz.

Electrooptic measurements are also used to determine the internal delays in the BFL divider circuits. These internal delays give us insight into improving divider circuit performance. Figure 5 is the measured electrooptic waveform of the clock, the high impedance node of the master output BFL gate (node A, Figure 1), and the level-shifted source follower output of the same gate (node B, Figure 1). The total, from the clock to the high impedance node is 13.6 ps. The delay from the high impedance node to the output is 12.1 ps. Comparing these delays to values reported previously for longer BFL gate lengths [4], we find that the delay between the D input and the high impedance node scaled with gate length; however, the delay through the level shifter, power, and level shift diodes remained about the same. The latter is due to the fact that the RC decay of the resistance of the level-shift diodes and the gate delay of the level-shift stage. The speed of this divider circuit will be improved by reducing the level-shift stage. The maximum measured toggle frequency of the BFL divider was 18.0 GHz, with 165.9 mW power dissipation. This frequency corresponds to a calculated gate delay of 27 ps, which correlates well with the 27 ps measured gate delay of Figure 1.

SUMMARY

Electrooptic sampling techniques have been used to evaluate the performance of ultrahigh-speed frequency dividers. Electrooptic testing is a powerful technique to both confirm operation of high-speed digital circuits on-wafer, and to provide insight into maximizing their performance.

REFERENCES

- [1] J. Jensen, L.G. Salmon, D.S. Deakin, and M.J. Delaney, IEDM Tech. Digest, Dec. 1986, pp. 476-479.
- [2] A. Barna and C.A. Liechti, IEEE Jour. Solid State Circuits, Vol. SC-14, No. 4, Aug 1979, pp. 708-715.
- [3] P. J.T. Mellor and A.W. Livingstone, Electronics Lett., Vol. 16, Sept. 1980, pp. 749-750.
- [4] K.J. Weingarten, et al., "Electrooptic sampling of gallium arsenide integrated circuits," Topical Meeting on Ultrafast Phenomena, 1986.




Figure 1. Buffered FET logic gate.




Figure 2. Capacitively enhanced logic gate.




Figure 3. SEM photomicrograph of a completed divider circuit with $0.2 \mu\text{m}$ gates and airbridge.




Figure 4. Electrooptic waveform from a CEL divider circuit measured at 12.1 GHz.




Figure 5. Electrooptic waveform measured at 13.46 GHz of the clock, high impedance point (node A), and source follower level shift output (node B) of a BFL divider.

**Optical Reading of InGaAs
Modulation Doped Field Effect Transistor**

I. Bar-Joseph, D. S. Chemla, C. Klingshirn, D. A. B. Miller,

J. M. Kuo, T. Y. Chang

AT&T Bell Laboratories,

Holmdel, NJ 07733

We present the first observation of absorption quenching in a semiconductor quantum well by electrical control of the carrier density. We have observed this novel effect at room temperature in a single modulation-doped InGaAs quantum well which was used as the conducting channel of a field effect transistor (FET). The effect is extremely large and we have used it for direct optical determination of the state of the FET.

Modulation doping (MD) can be used to introduce carriers in QW¹, producing very high mobility materials well known for their application to high speed transport². Because the carriers fill the two dimensional (2D) subbands up to the Fermi energy, the absorption edge is blue-shifted with respect to the luminescence emission³, with a shift approximately proportional to the number of carriers. Thus electrically-driven changes of the carrier density in a MD-QW will result in large changes in optical absorption. The conditions for the observation of this phenomenon correspond exactly to the situation encountered during the switching of a FET whose conducting channel is a MD-QW.

The structure we have investigated is a specially designed recessed gate InGaAs/InAlAs FET grown by molecular beam epitaxy (MBE) on InP:Fe. The structure is shown in Fig.1. It contains an $L_z = 100\text{\AA}$ $In_{0.63}Ga_{0.47}As$ QW conducting channel for the 2D electron gas. The electrons are supplied by transfer through a 20\AA $In_{0.52}Al_{0.48}As$ spacer layer from the 250\AA $In_{0.52}Al_{0.48}As$ layer doped with $Si \sim 1.2 \times 10^{18} \text{ cm}^{-3}$. The Schottky gate pattern consists of two bonding pads of 300\AA Cr followed by 3000\AA Au connected to a $1.6 \times 100\mu\text{m}$ active region which is centered in a $5.4\mu\text{m}$ gap between the source and the drain.

The InAlAs layers as well as the InP substrate are transparent around the InGaAs gap ($\lambda \approx 1.55\mu\text{m}$) making the device compatible with lightwave communication systems

We measured the changes in absorption in the channel by illuminating the gate through the transparent substrate, and detecting the reflection from the metal gate, thus making two passes through the channel. The change in the intensity, ΔT , of the reflected beam was measured as function of the wavelength as the gate-source voltage was modulated. A set of typical spectra for gate-source voltage modulation [(-0.6 V) \rightarrow (-0.2 V) and (-0.6 V) \rightarrow (+1.2 V)] are shown in

Fig. 2. A large change is clearly seen at the position of the $n_s = 1$ exciton peaks. The profile of the difference spectrum corresponds to a decrease in absorption without shift of the exciton resonances. The maximum amplitude is $\Delta T \sim 2\%$. At the $n_s = 2$ resonance a somewhat weaker structure is also seen. The variation of absorption at this resonance has a completely different spectral profile which corresponds to a red shift of the $n_s = 2$ exciton peak due to band gap renormalization and the Quantum Confined Stark Effect

Beside providing a wealth of information on the optical properties of MD-QW's, this effect has clear potential for monitoring and optically interconnecting electronic circuits based on III-V semiconductor technology. The effect is large enough to enable probing in a single QW and enables direct observations of the density of the conducting electron gas in the transistor. The contrast can be further increased in waveguides or by using more than one well.


REFERENCES



- [1] H. L. Stormer, R. Dingle, A.C. Gossard, W. Wiegmann, and M. D. Sturge, J. Vac. Sci. Technol. **16**, 1517 (1979)
- [2] H. L. Stormer, Surface Science, **132**, 519 (1983)
- [3] A. Pinczuk, J. Shah, R.C. Miller, A.C. Gossard, W. Wiegmann, Solid State Comm. **50**, 735 (1984)

FIGURE CAPTIONS

Figure 1: Drain-source current/voltage characteristics of the InGaAs/InAlAs field effect transistor used in our experiments. The FET structure is shown in the insert.

Figure 2: Differential absorption spectra showing the absorption quenching of the $n_z=1$ exciton resonances and the red shift of $n_z=2$ resonance, for two gate voltage amplitudes: a) -0.6V to -0.2V . b) -0.6V to 1.2V.





Photoemissive Testing of High-Speed Electrical Waveforms

A. M. Weiner, R. B. Marcus, P. S. D. Lin and J. H. Abeles

Bell Communications Research
331 Newman Springs Road
Red Bank, NJ 07701-7020

Photoemissive sampling was recently introduced as a new, contactless method for probing high-speed electrical waveforms on circuits and devices on any semiconductor [1-3]. Previously the best temporal resolution achieved was limited to 40-psec. In this paper we describe photoemissive sampling measurements which demonstrate a temporal resolution below 7-psec.

Photoemissive sampling utilizes ultrashort optical pulses to stimulate the emission of photoelectrons from metal interconnection lines on the surface of the device under test; the potential at the emitting surface is derived by spectral analysis of the photoelectrons. Our experiments were performed with 2-eV, 80-fsec pulses from a colliding-pulse-modelocked ring dye laser, which generates photoelectrons via a three-photon photoelectric effect. A grid placed 400- μm above the sample provides an extraction field for the photoelectrons, which are subsequently detected using a microchannel plate detector (MCP). The energy analysis is accomplished by a retarding field analyzer mounted directly in front of the MCP.

The temporal resolution of photoemissive sampling is governed by the photoelectron transit time through the region of space in which the electric field depends significantly on the sample potential. This "effective transit time" T is given by:

$$T = \frac{\sqrt{2m}}{eE} \left[\sqrt{eES + U_o} - \sqrt{U_o} \right]$$

where E is the extraction field, m and e are the electron mass and charge, S is the spatial extent of the time-varying electric field, and U_o is the initial kinetic energy in the direction of the extraction field. The transit time may be reduced (and the temporal resolution improved) by using a high extraction field E and by minimizing the distance S. It should be realized that S is reduced when examining transmission line structures with a closely spaced signal line and ground plane (since the influence of the sample potential on the electric field above the sample is confined within a distance comparable to the signal line/ground plane separation) [4].

We performed photoemissive sampling measurements of electrical transients on a 5- μm gold coplanar stripline on GaAs. One optical pulse photoconductively generates a fast, ~200 mV

electrical step; a time-delayed probe beam generates photoelectrons from the center line of the stripline at a point $40\text{-}\mu\text{m}$ away from the origin of the electrical step. A time-resolved measurement of the potential at the probe position is shown in Fig. 1 for an extraction field of 25 KV/cm . The 10%-90% rise time is 7-psec; the steepest slope present on the rising edge would correspond to an even faster rise time of approximately 4-psec. For comparison, the calculated transit time is 3.6-psec, using $S = 5\text{-}\mu\text{m}$ and $U_o = 1\text{ eV}$.

Our experiments demonstrate that photoemissive sampling is capable of probing 50 Ghz signals with a temporal resolution well below 10-psec.

References

- [1] R. B. Marcus, A. M. Weiner, J. H. Abeles and P. S. D. Lin, *Appl. Phys. Lett.* **49**, 357 (1986).
- [2] J. Bokor, A. M. Johnson, R. H. Storz and W. M. Simpson, *Appl. Phys. Lett.* **49**, 226 (1986).
- [3] A. Blacha, R. Clauberg, H. K. Seitz and H. Beha, Proc. 44th Dev. Res. Conf., VB-2 (1986).
- [4] A. M. Weiner, R. B. Marcus, P. S. D. Lin and J. H. Abeles, *Ultrafast Phenomena V*, Springer Verlag, 1986.




Fig. 1
Measured voltage waveform
on a $5\text{-}\mu\text{m}$ coplanar
stripline on GaAs.

Laser Pulsed E-Beam System for High Speed I.C. Testing.

Paul May, Jean-Marc Halbout and George Chiu,

IBM Thomas J. Watson Research Center, Yorktown Heights, NY 10598.

Phone No: (914) 945 2475.

Electron probe techniques for the high speed testing of Integrated Circuits have considerably higher spatial resolution compared to optical techniques but have tended to suffer from poorer temporal resolution. In this presentation we describe a novel type of instrument that combines the advantages of conventional SEM voltage contrast techniques(1) (including a spatial resolution better than $0.1\mu\text{m}$ and beam steerability) with an order of magnitude improvement in temporal resolution.

Figure 1 shows a schematic of the system used. The thermionic gun or field emission gun of standard SEM systems is replaced by a thin film roughened gold photocathode deposited on a quartz substrate. The quadrupled output from a mode-locked Nd:YAG laser/fibre compressor arrangement is focussed onto the cathode (operating in transmission mode) which is mounted at the top of the SEM column. Because the photocathode is operated in transmission mode and the escape depth of the photoelectrons in gold is only a few 10's of angstroms then the film should be as thin as possible consistent with there being electrical continuity. Typically, 1ps pulses at 266nm, 100MHz and 2mW average power impinge on a 200Å thick gold film which has an accelerating mesh in close proximity to reduce temporal spread produced by Coulomb interactions. The photoelectron yield is 0.510^3 , which gives about 10,000 electrons per pulse.

The average brightness of the photocathode is quite sufficient to see real time 2-D images of samples under test, which is necessary so that a stationary spot beam can be easily positioned at the waveform measuring point for voltage measurements (or alternatively for 2-D time resolved voltage measurements). In addition the peak brightness is much larger than in beam blanked SEM systems which results in shorter sampling times. An especially designed in-lens energy spectrometer with an extraction and a retarding grid analyses the emitted secondary electrons (whose energy depends on

the voltage at the emission point) and allows close working distances for good spatial resolution. Using phase sensitive detection, voltage resolutions of better than $20mV/(Hz)^{1/2}$ have been achieved compared to $10mV/(Hz)^{1/2}$ when the thermionic source is used.

For time resolved measurements, part of the light beam incident on the photocathode is used as a trigger for the electrical signal whose waveform is to be measured, and the waveform is sampled by variably delaying the cathode incident beam with respect to the trigger. When looking at internal nodes on a clock-driven integrated circuit then the light signal is used to drive the clock in synchronism (less than 1ps jitter is achievable) with the electron pulse.

Figure 2 shows a sampled waveform derived from a step-recovery diode. A pulse generator, triggered by a photodiode signal from part of the light beam, provides an approximately sinusoidal signal at 100MHz to the step recovery diode. The resultant pulse measured with a sampling scope has a rise time of 60ps and a 5V peak amplitude. The electrical pulse is launched onto a 50 Ohm transmission line within the chamber where it is probed by the electron beam (primary beam energy of 2keV). The rise time of the resultant waveform, limited by the device, is under 50ps, which implies an instrument resolution better than 20ps. Though the line geometry is large (1mm) a small extraction field of 170V/mm is sufficient to achieve this time resolution; for smaller extraction fields the rise time measured increases due to the transient local field effect on the emitted secondary electrons. Monte Carlo simulations for safe extraction fields of 2kV/cm and for coplanar lines with micron geometries support a predicted instrument resolution of order 5ps.

ThD5-3




Figure 1: Schematic of Photoelectron Electron Microscope




Figure 2: Measured waveform from step-recovery diode pulse launched on transmission line. The second peak comes from a reflection at a right angle bend in the transmission line.

References:

1. see, for instance, E. Menzel and L. Kuralek, Scanning 5, 103, (1983)

A New 10 μm Infrared Detector Using Intersubband Absorption in Resonant Tunneling GaAlAs Superlattices

B. F. Levine, K. K. Choi, C. G. Bethea, J. Walker, R. J. Malik

**AT&T Bell Laboratories
600 Mountain Avenue
Murray Hill, NJ 07974**

The fabrication of 10 μm infrared detectors from III-V materials would allow advantageous use of their highly developed growth and processing technologies, as compared with II-VI compounds.¹⁻² Furthermore, device parameters (e.g. bandgap, operating temperature, bandwidth and speed) can be tailored in ways that are difficult to do with either II-VI's or extrinsic Si detectors. We report here the first demonstration of a novel high speed infrared detector based on intersubband absorption and sequential resonant tunneling in doped GaAs/Al_xGa_{1-x}As quantum well superlattices. We achieved a responsivity of 0.52 A/W at $\lambda = 10.8 \mu\text{m}$, an advantageous narrow bandwidth response $\Delta\lambda/\lambda \approx 10\%$, and estimate the speed to be ≈ 45 psec. From our experiments we have determined that the mean free path of the photogenerated hot electrons through the superlattice is 2500 Å.

The superlattice consisted of 90 Å Al_{0.24}Ga_{0.76}As barriers and 65 Å GaAs wells (doped $1.4 \times 10^{18} \text{ cm}^{-3}$). Detectors were fabricated by etching 50 μm mesas and back illuminating them through a 45° angle polished on the substrate. The responsivity vs bias voltage is shown in Fig. 1 for $\lambda = 10.8 \mu\text{m}$. The solid line is theory based on absorption of the infrared light by the intersubband resonance, followed by the rapid tunneling of the photoexcited electron out of the well in 10^{-14} sec, (shown in Fig. 2). The hot electron then travels a mean free path L (determined to be L = 2500 Å) thereby producing a photocurrent before being recaptured by one of the wells. As expected the detector response was found to be highly polarized and have a narrow spectral sensitivity.

- [1] J. S. Smith, L. C. Chiu, S. Margalit, A. Yariv and A. Y. Cho, *J. Vac. Sci. Tech. B1*, 376 (1983).
- [2] D. D. Coon and R. P. G. Karunasiri, *Appl. Phys. Lett.* **45**, 649 (1984).




FIGURE 1




FIGURE 2

END

DATE

FILMED

FEB.

1988